Appearance
CPUInfo
cpp
#include <Components/CPU/CPUTypes.h>cpp
struct CPUInfoDefined in Components/CPU/CPUTypes.h:200
State of the CPU (registers and flags).
Public Attributes
| Return | Name | Description |
|---|---|---|
Cycle | clock | CPU clock (in master cycles). |
u32 | pc0 | Address of the current instruction. |
u16 | ird | Instruction register (decoder). |
u16 | irc | Instruction register (prefetch queue). |
u32 | d | Data registers D0 - D7. |
u32 | a | Address registers A0 - A7. |
u32 | isp | Interrupt stack pointer. |
u32 | usp | User stack pointer. |
u32 | msp | Master stack pointer. |
u32 | vbr | Vector base register. |
u16 | sr | Status register. |
u8 | sfc | Source function code register. |
u8 | dfc | Destination function code register. |
u8 | cacr | Cache control register. |
u8 | caar | Cache address register. |
u8 | ipl | Interrupt priority level on the interrupt lines. |
u8 | fc | Function code pins. |
bool | halt | The CPU is halted. |
clock
cpp
Cycle clockDefined in Components/CPU/CPUTypes.h:202
CPU clock (in master cycles).
pc0
cpp
u32 pc0Defined in Components/CPU/CPUTypes.h:204
Address of the current instruction.
ird
cpp
u16 irdDefined in Components/CPU/CPUTypes.h:205
Instruction register (decoder).
irc
cpp
u16 ircDefined in Components/CPU/CPUTypes.h:206
Instruction register (prefetch queue).
d
cpp
u32 d[8]Defined in Components/CPU/CPUTypes.h:207
Data registers D0 - D7.
a
cpp
u32 a[8]Defined in Components/CPU/CPUTypes.h:208
Address registers A0 - A7.
isp
cpp
u32 ispDefined in Components/CPU/CPUTypes.h:209
Interrupt stack pointer.
usp
cpp
u32 uspDefined in Components/CPU/CPUTypes.h:210
User stack pointer.
msp
cpp
u32 mspDefined in Components/CPU/CPUTypes.h:211
Master stack pointer.
vbr
cpp
u32 vbrDefined in Components/CPU/CPUTypes.h:212
Vector base register.
sr
cpp
u16 srDefined in Components/CPU/CPUTypes.h:213
Status register.
sfc
cpp
u8 sfcDefined in Components/CPU/CPUTypes.h:214
Source function code register.
dfc
cpp
u8 dfcDefined in Components/CPU/CPUTypes.h:215
Destination function code register.
cacr
cpp
u8 cacrDefined in Components/CPU/CPUTypes.h:216
Cache control register.
caar
cpp
u8 caarDefined in Components/CPU/CPUTypes.h:217
Cache address register.
ipl
cpp
u8 iplDefined in Components/CPU/CPUTypes.h:218
Interrupt priority level on the interrupt lines.
fc
cpp
u8 fcDefined in Components/CPU/CPUTypes.h:219
Function code pins.
halt
cpp
bool haltDefined in Components/CPU/CPUTypes.h:221
The CPU is halted.